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Abstract    The use of chemical vapor deposition 
diamond as a substrate for Gallium Nitride to form 
GaN-on-diamond has the potential to allow for higher 
linear power densities in GaN HEMTs.  The increase in 
GaN HEMT power density on diamond has been 
limited to date by the electrical leakage in GaN-on-
diamond substrates.  In this paper we show that to 
eliminate bulk leakage in silicon based GaN-on-
diamond you have to completely remove the transition 
layers used to grow high quality GaN on the original 
host silicon.  We show that by completely removing the 
transition layers in GaN-on-diamond we demonstrated 
bulk leakage comparable to the leakage in GaN on 
silicon carbide. 
 
Index Terms       GaN-on-Diamond, HEMT, GaN 
I. INTRODUCTION 
The introduction of CVD diamond as a viable 
substrate for GaN HEMTs [1], [2] makes it attractive 
to run higher power densities through the GaN 
HEMT than is normally used for traditional GaN host 
substrates [3]. While power densities of 20 and 
40W/mm have been demonstrated for pulsed devices 
on SiC [4], continuous powers exceeding 10W/mm 
will reduce the lifetime of the GaN HEMTs due to 
self-heating.   
GaN-on-diamond holds a promise of reducing the 
problems associated with self-heating and allow for 
increases in the power density of HEMT devices.  To 
date, GaN-on-diamond has been shown to allow for 
higher areal power densities than GaN-on-SiC [5], 
[6]. 
The increase in areal power density is achieved by 
reducing the gate to gate spacing in a HEMT.  While 
increasing the areal density by reducing the gate to 
gate spacing is a useful way to get higher power 
densities it still runs into practical limits associated 
with via holes and metal lines with aspect ratios 
difficult to fabricate.  Another way to increase the 
power density is to increase the device bias voltage.  
By increasing the bias voltage without changing the 
device design one can get to higher power densities.  
One factor limiting increases in bias voltage for GaN-
on-diamond has been the device leakage.  As the bias 
is increased the leakage current limits the shut-off of 
the devices.   
Leakage in GaN HEMT devices can be on the GaN 
surface, in the GaN bulk, or at the interface between 
the GaN and the diamond.  In this paper we 
investigate the sources of GaN-on-diamond leakage 
in the bulk and at the interface between the GaN and 
the diamond (for simplicity in the rest of the paper 
we will refer to the combination of bulk and interface 
leakage as bulk leakage).  The goal is to understand 
the sources of leakage and ultimately control the 
leakage so that higher bias voltages can be used to 
increase the linear power density in GaN-on-diamond 
devices. 
II. METHOD OF MAKING GAN-ON-DIAMOND 
The method used to create GaN-on-diamond, 
(described in more detail in [7]) involves a double 
flip of the GaN epi, an etch of nucleation layers and a 
diamond growth which exposes the GaN epi to 
elevated temperatures for an extended period.  We 
have shown in the past that the resulting epi exhibits 
leakage at higher bias voltages on devices.  It is our 
belief that surface currents must be controlled at the 
device fabrication level, bulk leakage must be 
controlled at the materials level.  To understand bulk 
leakage we fabricated test devices that removed the 
2DEG and isolated the surface allowing us to focus 
exclusively on the leakage currents through the bulk 
GaN buffer. Our objective with this study was to 
understand the mechanisms which drive the leakage 
with the intention of eliminating them.   
A. GaN-on-Diamond Test Devices 
GaN-on-diamond test devices are made by 
depositing contact metals and annealing to form 
Ohmic contacts.  Isolation channels are etched into 
the GaN then Schottky contacts and overlay metals 
are deposited.  The isolation region is about 10 
microns long and 100 microns wide.  A cross-
sectional schematic is shown in Figure 1.  The 
voltage is applied between Vsource and Bulk pad.  Any 
surface current is collected in the guard ring.  A 
detailed description of the fabrication and design is 
found in [8].   
 
  
 
Fig. 1 Test structure used to measure bulk, surface and 
substrate leakage. 
III. EFFECT OF THE TRANSITION LAYERS 
The transition or nucleation layers in GaN-on-
diamond are a highly defective superlattice of 
different compositions of AlGaN.  As the superlattice 
grows the number of defects is reduced.  The 
problem with GaN on silicon is that the transition 
layers (TLs) have defects which have poor electrical 
and thermal properties.  The thermal conductivity, 
measured at 10 W/mK [9] is reason enough for 
wanting to remove these layers.  However, in most 
systems removing the TLs is not possible because 
they are critical for forming high quality GaN on host 
substrate.  In our GaN-on-diamond fabrication 
process we have direct access to the defective AlGaN 
so have the ability to remove them.  The problem in 
removing the AlGaN layers is that the high level of 
defects also leads to non-uniform etching which can 
mean incomplete removal of the AlGaN. 
In addition to the poor thermal conductivity the 
electrical properties are also undesirable.  The 
formation of the AlGaN typically dopes the silicon 
creating a back barrier which impairs the 
performance of both GaN power and GaN high 
electron mobility (HEMT) devices.  In this paper, we 
investigate the effects of the removal process and 
replacement with diamond has on the electrical 
properties of the buffer GaN and the interface 
between the GaN and the diamond.  
Having removed the TLs multiple teams have 
demonstrated that the thermal properties of the GaN-
on-diamond exceed that of GaN on silicon carbide 
[5],[6]. The electrical properties however still limit 
the performance. In this paper we compare the 
electrical properties of GaN: on diamond, on silicon 
and on silicon carbide.  The criteria we are using for 
inspection is the residual charge or minimum 
capacitance after the 2DEG has been fully depleted 
and the leakage which flows in the bulk GaN 
material.   
IV. FABRICATION AND MEASUREMENTS 
For devices we look at the buffer leakage in our 
case the current flowing through the buffer and 
possibly along the interface between the GaN and the 
diamond given that we can’t isolate these two 
measurements, for the rest of the paper we will refer 
to this measurement as bulk GaN leakage.  The 
device level bulk GaN leakage current measurements 
are made on the above described devices with the 
2DEG eliminated and the surface currents collected.  
By eliminating the 2DEG and capturing the surface 
currents, the current flow measured is only in the 
bulk GaN leakage. 
We chose not to investigate the surface leakage 
currents because each device manufacturer who uses 
our GaN-on-diamond wafer will have a slightly 
different surface condition and will need to work out 
surface passivation separately.  However, bulk 
leakage currents are a materials problem which 
would be much harder to solve at the device level.  
Here we seek to characterize the quality of the bulk 
GaN and compare it to the bulk GaN grown on SiC 
without having been transferred to diamond.  
Our critical parameter on wafer level 
measurements is the residual capacitance left after the 
2DEG has been depleted.  We typically make the 
wafer level measurements with the GaN surface 
passivated with 500 angstroms of silicon nitride. The 
surface passivation allows us to isolate the buffer 
characteristics without having the surface currents 
affect our measurements.  In the CV measurements 
we deplete the GaN up to 30V to investigate the 
charges well into the host substrate.  
If the GaN buffer has been damaged during the epi 
transfer process either from silicon to diamond we 
expect to see greater leakage currents on devices and 
higher residual capacitance on mercury probe 
measurements.  The possible damage mechanisms are 
exposure to temperature and strain during diamond 
synthesis, exposure of the nitrogen face GaN during 
the process, residual damage left after the removal of 
the AlGaN transition layer removal or possibly 
bending induced strain due to the difference in 
expansion coefficient between the silicon and the 
diamond. 
IV. RESULTS AND DISCUSSION 
A. Device Measurements 
Fig. 2 shows measurements of 6 devices on one 
wafer.  The leakage in all cases stays below 
50µA/mm at 30V.  This corresponds to a bulk 
resistance of approximately 10MΩ which 
corresponds to a resistivity of 8000Ω cm. However 
we notice that there is a binomial distribution in the 
  
leakage plots.  Some devices have leakage of less 
than 1µA others have leakage close to 50µA.  This 
distribution of results points to a localized leakage 
phenomena. 
We used emission microscopy (EMMI) and 
optical-beam induced resistance change (OBIRCH) 
microscopy to identify where the leakage spots in 
both low leakage and high leakage devices on this 
wafer. Low leakage devices (Fig. 3a and b) showed 
no specific leakage spots when compared to the 
background and noise levels. The high leakage 
devices (Fig. 3c and d) showed specific leakage spots 
in both EMMI and OBIRCH techniques; leakage 
spots were identical in location with both techniques. 
We cross-sectioned a high leakage device using a 
focused ion beam etcher (FIB) to identify the cause 
of the leakage.  The leakage spot and can be seen in 
Fig. 4a.  The defect we found was a remnant of the 
TLs that were not etched during the TL removal. Fig. 
4b shows an example of what  
 
 
Fig. 2 Wafer 538 bulk leakage measurements for 
various devices across the wafer. 
 
this residue looks like before diamond growth. 
Previous etch techniques left this residue, which lead 
to a larger leakage current (Error! Reference source 
not found.a).  We found that carefully removing all 
the TLs results in lower leakage current. The lower 
leakage results are noticeable at wafer level CV 
measurement.  
 
 
Fig. 3 a) An EMMI image of a low leakage device and 
an b) OBIRCH of the same low leakage device. C) An 
EMMI of a high leakage device an d) OBIRCH of the same 
high leakage device. 
 
  
Fig. 4 a) FIB cross-section and b) laser confocal 
microscope image showing post transition etch residue. 
 
B. Wafer Level CV Measurements 
The mercury probe capacitance-voltage (C-V) 
measurements of the AlGaN/GaN HEMT structures 
allow us to probe the quality of the GaN buffer and 
interface material. The flat band capacitance 
(capacitance at high reverse bias) is indicative of 
negligible GaN buffer and interface charge/doping 
seen in Fig. 5b [10]. 
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Wafer 
Type 
# of 
Samples 
Average 
Flat Band 
Capacitance 
(pF) 
Standard 
Deviation 
(pF) 
GaN-on-Diamond 17 2.54 1.454 
GaN-on-Si 10 17.81 0.126 
GaN-on-SiC 1 1.91 N/A 
 
 
Fig. 5 a) Mercury probe CV of a wafer with residue 
(Old Generation) and a wafer without residue (New 
Generation). b) Mercury probe leakage of a wafer with 
residue (Old) and a wafer without residue (New). 
 
GaN-on-diamond material with no residue has a 
flat band capacitance of approximately 2.5pF; this is 
a similar value as seen with as-grown GaN-on-SiC 
material (Table I). This is far lower than what is seen 
on GaN-on-Si, which is approximately 18pF. 
 
Table I Flat Band Capacitances of Various Wafers 
Measured from Mercury Probe CV. 
 
 
 
 
CONCLUSIONS 
Mercury probe CV and device measurements show 
that the transition layers from GaN-on-Si to GaN-on-
Diamond must be removed to ensure low flat band 
capacitance and low leakage current. As the defective 
transition layers are removed, the electrical properties 
of the GaN-on-Diamond material are comparable to 
that of GaN-on-SiC and an improvement compared 
GaN on its original host silicon. 
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